

## UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/602,937	06/24/2003		Nicholas A. Oleksinski	03-0228	1794
24319	7590	10/19/2004		EXAMINER	
LSI LOGIO			TAT, BINH C		
MS: D-106			ART UNIT	PAPER NUMBER	
MILPITAS,	CA 950	35	2825		
				DATE MAILED: 10/19/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

		_					
	Application No.	Applicant(s)					
	10/602,937	OLEKSINSKI ET AL.					
Office Action Summary	Examiner	Art Unit					
	Binh C. Tat	2825					
The MAILING DATE of this communication a Period for Reply	ppears on the cover sheet with the	correspondence address					
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a relif NO period for reply is specified above, the maximum statutory perions.  - Failure to reply within the set or extended period for reply will, by static Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	1.  1.136(a). In no event, however, may a reply be tile  ply within the statutory minimum of thirty (30) day  and will apply and will expire SIX (6) MONTHS from  ute, cause the application to become ABANDONE	mely filed ys will be considered timely. the mailing date of this communication. ED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 27	July 2004.						
	<u> </u>						
·							
closed in accordance with the practice under	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
<ul> <li>4) ☐ Claim(s) 1-21 is/are pending in the application 4a) Of the above claim(s) is/are withdrest 5) ☐ Claim(s) is/are allowed.</li> <li>6) ☐ Claim(s) 1-21 is/are rejected.</li> <li>7) ☐ Claim(s) is/are objected to.</li> </ul>							
· <u> </u>	Claim(s) are subject to restriction and/or election requirement.						
Application Papers							
<ul> <li>9)  The specification is objected to by the Examination The drawing(s) filed on 24 June 2003 is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction. 11) The oath or declaration is objected to by the little of the sheet of the</li></ul>	a)⊠ accepted or b)□ objected to ne drawing(s) be held in abeyance. Se ection is required if the drawing(s) is ob	pie 37 CFR 1.85(a). Djected to. See 37 CFR 1.121(d).					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a list	nts have been received. nts have been received in Applicat iority documents have been receive eau (PCT Rule 17.2(a)).	ion No ed in this National Stage					
Attachment(s)							
1) Notice of References Cited (PTO-892)	4) Interview Summary						
<ol> <li>Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date</li> </ol>	Paper No(s)/Mail D  5) Notice of Informal F  6) Other:	Patent Application (PTO-152)					

Application/Control Number: 10/602,937

Art Unit: 2825

## **DETAILED ACTION**

1. This office action is in response to application 10/602937 filed on 06/24/03.

Claims 1-21 remain pending in the application.

## Response to Arguments

Applicant's arguments with respect to claims 1-21 have been considered but are persuasive in view of the new ground's of rejection.

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Batchelor Dennis (U.S Patent 2004/0025129).
- 4. As to claims 1, 14, 20 and 21 Batchelor teach a method for generating a plurality of timing constraints for a circuit design, comprising the steps of: (A) identifying a plurality of clock signals by analyzing said circuit design (see fig 4, fig 6 element 475 paragraph 0061); (B) determining a plurality of relationships among said clock signals (see fig 4 and fig 6 paragraph 0059 and paragraph 0061); and generating said timing constraints for said circuit design in response to said clock signals and said relationships (see fig 6 elemnet 465 and 610 and paragraph 0059 to paragraph 0063).

Application/Control Number: 10/602,937

Art Unit: 2825

- 5. As to claim 2, Batchelor teach wherein said plurality of clock signals comprises a test clock signal (see fig 4 and fig 6 paragraph 0059 and paragraph 0061).
- 6. As to claim 3, and Batchelor teach further comprising the step of: eliminating from said timing constraints each signal connected to an internal mode pin for said circuit design that defines a non-clock signal (see fig 6 element 465 paragraph 0060 and parapraph 0061).
- 7. As to claim 4, Batchelor teach further comprising the step of: eliminating from said timing constraints each signal connected to an external interface for said circuit design that defines a non-clock signal (see fig 6 element 465 paragraph 0060 and paragraph 0061).
- 8. As to claim 5, Batchelor teach wherein step (C) is in further response to a plurality of parameters associated with said clock signals (see paraphraph 0016 and parapraph 0064).
- 9. As to claim 6, Batchelor teach wherein at least one of said parameters relates to a test clock signals of said clock signals (see paraphraph 0016 and parapraph 0064).
- 10. As to claim 7, Batchelor teach further comprising the step eliminating from said timing constraints each signal for said circuit design that defines a static signal (fig 1-5 col 2 lines 23-61 and col 3 lines 16 to col 4 lines 64).
- 11. As to claim 8, Batchelor teach wherein step (B) comprises the sub-step of: generating an asynchronous relationship of said relationships between at least two of said clock signals operating asynchronously to each other (see fig 4 and fig 6 paragraph 0059 and paragraph 0061).
- 12. As to claim 9, Batchelor teach wherein step (B) comprises the sub-step of: generating a fastest clock relationship of said relationships between at least two of said clock signals operating at different speeds between two clock boundaries of said circuit design (see fig 4 and fig 6 paragraph 0059 and paragraph 0061).

Application/Control Number: 10/602,937

Art Unit: 2825

- 13. As to claim 10, Batchelor teach wherein step (B) comprises the sub-step of: generating a multiplexed clock relationship of said relationships between at least two of said clock signals routable through a multiplexer in said circuit design (see fig 4 and fig 6 paragraph 0059 and paragraph 0061).
- 14. As to claim 11, Batchelor teach wherein step (B) comprises the sub-step of: generating a derivative clock relationship of said relationships between a first of said clock signals that is derived from a second of said clock signals (see fig 4 and fig 6 paragraph 0059 and paragraph 0061).
- 15. As to claim 12, Batchelor teach wherein step (B) comprises the sub-step of: generating a shared structure relationship of said relationships between a test clock signal of said clock signals and a normal clock signal particular structure of said circuit design in different modes for said circuit design (see fig 4 and fig 6 paragraph 0059 and paragraph 0061).
- 16. As to claim 13, Batchelor teach further comprising the step of: writing said timing constraints among a plurality of files (see paragraph 0016 and paragraph 0064).
- 17. As to claim 15, Batchelor teach further comprising determining a plurality of relationships among said clock signals, wherein said timing constraints are generated in further response said relationships (see fig 4 and fig 6 paragraph 0059 and paragraph 0061).
- 18. As to claim 16, Batchelor teach wherein step (B) comprises the sub-step of: querying said user for a frequency parameter of said parameters f or each of said clock signals (see paragraph 0016 and paragraph 0064).

Art Unit: 2825

19. As to claim 17, Batchelor teach wherein step (B) comprises the sub-step of: querying said

user for a timing uncertainty parameter of said parameters for each of said clock signals (see

paragraph 0016 and paragraph 0064).

20. As to claim 18, Batchelor teach wherein said circuit design comprises a gate level design

(see paragraph 0016 and paragraph 0064 and background).

21. As to claim 19, Batchelor teach wherein said circuit design comprises a register transfer

language design (see paragraph 0016 and paragraph 0064 and background).

Conclusion

22. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Binh C. Tat whose telephone number is (571) 272-1908. The

examiner can normally be reached on 7:30 - 4:00 (M-F).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Mathew Smith can be reached on (571) 272-1907. The fax phone numbers for the

organization where this application or proceeding is assigned are (571) 273-1908 for regular

communications and (703) 305-3431 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 308-1782.

Binh Tat Art unit 2825 September 30, 2004

DRIMARY EXAMINER